Fault Coverage Estimation Model for Partially Testable Multichip Modules

نویسندگان

  • Wang-Dauh Tseng
  • Kuochen Wang
چکیده

This paper proposes a simple and efficient model for designers to estimate fault coverage for partially testuble MCMs. This model relates fault coverage, test methodology. and the ratio and distribution of DFT dies (dies with design for testability features) in an MCM. Experimental results show that our model can eflciently predict the fault coverage of a partially testable MCM with less than 5% deviation. In addition, the upper bound for fault coverage is also analyzed to guide the designers to know when to stop the effort in planning the use of DFT dies, Two defect level estimation models which relate fault coverage and manufacturing yield for measuring the test quality of MCMs under equiprobable and nonequiprobable faults, respectively, are also presented and evaluated.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Utilizing Spares in Multichip Modules for theDual

Deening a dual role for spare processing elements (PEs) in reliability-challenged processing arrays is the major focus of the paper. The paper also explores a practical way to include reconnguration hardware in single-package arrays. The implementation of array processor systems may include spare PEs for fault tolerance. These systems typically require a host for fault diagnosis, while the heal...

متن کامل

Design and Synthesis of Built-in Self-testable Two-dimensional Discrete Cosine Transform Circuits

We present design of a two-dimensional (2-D) discrete cosine transform (DCT) circuit with built-in self-test (BIST) capability. After modifying an existing fast 2-D DCT algorithm to make it more flexible, we synthesized the data path and the controller using our high-level BIST synthesis tool and incorporated scan design to other modules. Our design achieves high fault coverage at small cost of...

متن کامل

Fault simulation and test generation for small delay faults

Fault Simulation and Test Generation for Small Delay Faults. (December 2006) Wangqi Qiu, B.S., Fudan University, China Chair of Advisory Committee: Dr. Duncan M. Walker Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they model only a subset of delay defect behaviors. To solve this problem, a more realistic delay fault model has b...

متن کامل

Combinational Test Generation for Acyclic SequentialCircuits using a Balanced ATPG Model

To create a combinational ATPG model for an acyclic sequential circuit, all unbalanced fanouts, i.e., fanouts reconverging with different sequential depths, are moved toward primary inputs using a retiming-like transformation. All flipflops are then shorted and unbalanced primary input fanouts are split as additional primary inputs. A combinational test vector for a fault in this model is conve...

متن کامل

Automatic Test Generation for Maximal Diagnosis of Linear Analog Circuits

A fault-based multifrequency test generation and fault diagnosis procedure is proposed in this work. The procedure selects a minimal set of test measures and generates the minimal set of frequency tests which guarantee maximum fault coverage and maximal diagnosis of circuit AC hard/soft faults. The procedure is exempli ed for several self-testable linear analog circuits.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004